## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Applicant: Jean-Marc Bachot, et al.

Docket:

TI-27700A

Serial No.:

**TBD** 

Art Unit:

TBD

Filed:

Herewith

Examiner:

TBD

For:

Method And Apparatus For Accessing A

Conf. No.:

7423

Memory Core Multiple Times In A Single

**Clock Cycle** 

## INFORMATION DISCLOSURE STATEMENT

Assistant Commissioner For Patents Alexandria, VA 22313-1450

Dear Sir:

MAILING CERTIFICATE UNDER 37 C.F.R. § 1.8(A)

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Assistant Commissioner for Patents, Alexandria, VA 22313-1450.

Elizabeth Adstin

9/19/2005

Applicant wishes to bring to the attention of the Patent and Trademark Office the information noted on the enclosed PTO-1449.

The group of references listed in the *Other Documents* section, reference numbers CA-CY, are all co-related and co-filed on the same date of October 1, 1999, claiming priority to their European first-filed counterparts.

Copies of the noted references are enclosed herewith, except references CA-CY, the co-related cases.

This information disclosure statement is being mailed before receipt of a first office action on the merits in accordance with 37 C.F.R. 1.97(b)(3), therefore, no fees are due.

Respectfully submitted,

Ronald O. Neerings

Attorney for Applicants

Reg. No. 34,227

Texas Instruments Incorporated P. O. Box 655474, MS 3999 Dallas, Texas 75265 (972) 917-5299 [+]

Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

				Complete If Known		
	Substitute	for Form 1449A/PTO		Application Number	TBD	
	INFORMAT	ION DISCLOSURE		Filing Date	Herewith	
		IT BY APPLICANT		First Named Inventor	Jean-Marc Bachot, et al.	
	OTATEMEN	II DI AII LIOANI		Group Art Unit	TBD	
	(use as man	y sheets as necessary)		Examiner Name	TBD	
Sheet	1	of	2	Attorney Docket No.	TI-27700A	

				U.S. PATENT DOCUM	IENTS		
Exam. Initials	Cite No.1	U.S. Patent Document  Number Kind Code² (if known)		Name of Patentee or Applicant of Cited Doc.  Cited Doc.  (mm-dd-yy)		Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	AA	5,414,751		Yamada	05/09/1995		
	AB	5,471,607		Garde	11/28/1995		
	AC	5,699,530		Rust, et al.	12/16/1997		
	AD	5,708,850		Staros	01/13/1998		
	AE	5,765,218		Ozawa, et al.	06/09/1998		
	AF	5,781,480		Nogle, et al.	07/14/1998		
	AG	5,790,443		Shen, et al.	08/04/1998		
	АН	5,896,543		Garde	04/20/1999		
	Al	5,923,615		Leach, et al.	07/13/1999		
	AJ	5,973,955		Nogle, et al.	10/26/1999		
	AK	6,078,527		Roth, et al.	06/20/2000		
	AL						
	AM						
	AN						
	AO						

					FOREIGN PATENT	DOCUMENTS		
Exam. Initials*	Cite No.1	Foreign Patent Document			Name of Patentee	Date of Pub.		Te
		Office <sup>3</sup>	Number⁴	Kind Code <sup>2</sup> (if known)	or Applicant of Cited Doc.	of Cited Doc. (mm- dd-yy)	Pages, Columns, Lines, Where Relevant Passages or Relevant Figures Appear	
	BA		EP 1 031 988 A1		Texas Instruments	30/08/2000		
	BB							
	ВС							
	BD							
	BE							
	BF			<u> </u>				
	BG			<u> </u>				
	вн							
	BI				L			
	BJ			<u> </u>				
	BK							
	BL		<u></u>	<u>L</u>	L	l		

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231

<sup>&</sup>lt;sup>1</sup>Unique citation designation number. <sup>2</sup>See attached Kinds of U.S. Patent Documents. <sup>3</sup>Enter Office that issued the document, by the two-letter code (WIPO Standard ST.3). <sup>4</sup>For Japanese patent documents, the indication of the year of the reign of the Emperor must precede the serial number of the patent document. <sup>5</sup>Kind of document by the appropriate symbols as indicated on the document under WIPO Standard ST. 16 if possible. <sup>6</sup>Applicant is to place a check mark here if English language Translation is attached.

+

Approved for use through 10/31/2002. OMB 0651-0031
Patent and Trademark Office: U.S. DEPARTMENT OF COMMERCE

Under the Paperwork Reduction Act of 1995, no persons are required to respond to a collection of information unless it displays a valid OMB control number.

	0.1.111		•	Complete If Known		
	Substitute	for Form 1449A/PTO		Application Number	TBD	
	INFORMAT	ION DISCLOSURE		Filing Date	Herewith	
		IT BY APPLICANT		First Named Inventor	Jean-Marc Bachot, et al.	
	OTATEMEN	II DI AII LIOAIII		Group Art Unit	TBD	
	(use as man	y sheets as necessary)		Examiner Name	TBD	
Sheet	2	of	2	Attorney Docket No.	TI-27700A	

	r	OTHER PRIOR ART - NON PATENT LITERATURE DOCUMENTS						
Exam. Initials*	Cite No. <sup>1</sup>	symposium, catalog, etc.), date, page(s), volume-issue number(s), publisher, city and/or country where published.						
	CA	TI-27677, A Bit Field Processor, co-filed as a regular application October 1, 1999						
	СВ	TI-27678, Rounding Mechanisms in Processors, co-filed as a regular application October 1, 1999						
	CC	TI-27679, Linear Vector Computation, co-filed as a regular application October 1, 1999						
	CD	TI-27680, Hardware Accelerator/Acceleration for Processing Systems, co-filed as a regular application October 1, 1999						
	CE	TI-27681, Pipeline Protection, co-filed as a regular application October 1, 1999						
	CF	TI-27682, Pipelined Hardware Stack, co-filed as a regular application October 1, 1999						
	CG	TI-27683, A Processor With Conditional Execution of an Instruction Pair, co-filed as a regular application October 1, 1999						
	СН	TI-27684, A Processor With Local Instruction Looping, co-filed as a regular application October 1, 1999						
	CI	TI-27685, Compound Memory Access Instructions, co-filed as a regular application October 1, 1999						
	CJ	TI-27686, A Processor With a Computed Repeat Instruction, co-filed as a regular application October 1, 1999						
	СК	TI-27688, A Processor With Apparatus for Verifying Instruction Parallelism, co-filed as a regular application October 1, 1999						
	CL	TI-27689, Cache Miss Benchmarking, co-filed as a regular application October 1, 1999						
	СМ	TI-27690, A Processor With Apparatus for Indexed Branch During Instruction Iteration, co-filed as a regular application October 1, 1999						
	CN	TI-27691, Circular Buffer Management, co-filed as a regular application October 1, 1999						
	со	TI-27700, Method and Apparatus for Accessing a Memory Core Multiple Times in a Single Cl9ock Cycle, co-filed as a regular application October 1, 1999						
	СР	TI-27757, Improved Multiplier Accumulator Circuits, co-filed as a regular application October 1, 1999						
	cq	TI-27758, Zero Anticipation Method and Apparatus, co-filed as a regular application October 1, 1999						
	CR	TI-27759, Trace FIFO Management, co-filed as a regular application October 1, 1999						
	cs	TI-27760, Stack Pointer Management, co-filed as a regular application October 1, 1999						
	СТ	TI-27761, Software Breakpoint in a Delay Slot, co-filed as a regular application October 1, 1999						
	CU	TI-27762, Cache Coherence During Emulation, co-filed as a regular application October 1, 1999						
	CV	TI-27763, Memory Access Using Byte Qualifiers, co-filed as a regular application October 1, 1999						
	cw	TI-27764, Dual Interrupt Vector Mapping, co-filed as a regular application October 1, 1999						
	СХ	TI-28234, Pipeline Protection, co-filed as a regular application October 1, 1999						
	CY	Ti-28433, Improvements in or Relating to Microprocessors, co-filed as a regular application October 1, 1999						
	C1	"An Enhanced 16K E <sup>2</sup> PROM", Lubin Gee, et al., IEEE Journal of Solid-State Circuits, Vol. SC-17, No. 5, 10/1982, pp. 828-832						
	C2	"Considerations for Selecting A DSP Processor (ADSP-2101 vs. TMS320C50)", B. Fine, et al., Microprocessors and Microsystems, Vol. 18, No. 6, 07/1994, pp. 351-362, XP000460483						
	C3	"Control Logic and Cell Design for a 4K NVRAM", Douglas J. Lee, et al., IEEE Journal of Solid-State Circuits, Vol. SC-18, No. 5, 10/1983, pp. 525-532						
	C4	"The Motorola DSP56000 Digital Signal Processor", Kevin L. Kloker, IEEE Micro, Vol. 6, No. 6, 12/1986, pp. 29-48, XP000211994						

Examiner	Date	-
Signature	Considered	

<sup>\*</sup>EXAMINER: Initial if reference considered, whether or not citation is in conformance with MPEP 609. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.

Burden Hour Statement: This form is estimated to take 2.0 hours to complete. Time will vary depending upon the needs of the individual case. Any comments on the amount of time you are required to complete this form should be sent to the Chief Information Officer, Patent and Trademark Office, Washington, DC 20231. DO NOT SEND FEES OR COMPLETED FORMS TO THIS ADDRESS. SEND TO: Assistant Commissioner for Patents, Washington, DC 20231.

<sup>&</sup>lt;sup>1</sup>Unique citation designation number.

<sup>&</sup>lt;sup>2</sup>Applicant is to place a check mark here if English Translation is attached.